Capgemini Engineering is seeking a Senior RTL Engineer to own feasibility studies, define system architecture, and develop microarchitecture and logic for complex designs.
Revise detenidamente toda la documentación de la solicitud antes de hacer clic en el botón de solicitar al final de esta descripción.
You will code RTL, perform lint and CDC checks, and generate timing constraints in collaboration with synthesis and STA teams.
You’ll work closely with PD, DFT, and design leads to meet performance, power, and area targets while contributing to tool flows and design methodologies. xqbhyrx
#J-18808-Ljbffr
Hay opciones de teletrabajo/trabajo desde casa disponibles para este puesto.