Hireroo Ltd. in Barcelona, Spain is seeking a Digital Verification Engineer to perform functional verification of DDR/LPDDR memory interfaces within complex ASIC/SoC designs.
You will develop and maintain SystemVerilog/UVM testbenches, debug protocol issues and drive coverage closure, ensuring functional correctness. This is a technical execution role requiring independent problem solving and ownership of verification tasks in collaboration with RTL, architecture and firmware teams.