Responsible for the verification of a CPU/GPU core's Load/Store Unit, data cache, and bus interfaces, ensuring RTL freeze to tapeout quality. This involves defining verification plans, building UVM testbenches, and developing tests for memory ordering, forwarding, and exception handling.
📌 Digital Mixed Signal Verification Engineer (Madrid)
🏢 Beagle
📍 Madrid