07 nov
|
Beagle
|
Barcelona
Beagle is seeking an experienced Lead Design Verification Engineer to own the verification of high‑speed interfaces in cutting‑edge AI SoC designs.
¿Tiene lo que se necesita para triunfar? La siguiente información debe ser leída atentamente por todos los candidatos.
You will architect SystemVerilog/UVM environments, drive coverage plans, and lead a team toward sign-off.
Required are 10+ years in ASIC/SoC verification, deep PCIe/UCIe and AMBA protocol knowledge, and hands‑on ability with SystemVerilog/UVM. xghoner
Strong leadership and collaboration across RTL, firmware and architecture are essential.
📌 Verification Architect for AI SoC (Barcelona)
🏢 Beagle
📍 Barcelona