Dft Asic / Soc Engineer | Design For Test (Rivas-Vaciamadrid)

Dft Asic / Soc Engineer | Design For Test (Rivas-Vaciamadrid)

06 nov
|
Oesía Group
|
Rivas-Vaciamadrid

06 nov

Oesía Group

Rivas-Vaciamadrid

DFT ASIC / SoC Engineer (General opportunity)Our projects become technology that protects, connects and drives strategic sectors forward: our sectors.

AtGrupo Oesía, we work to ensure thatinnovationhas areal impact, and we are looking for people who want to be part of this challenge.

WHAT WILL YOUR MISSION BE?

You will be part of amultidisciplinary teamwhere you will design, develop and integrate technological solutions that become part of high-value projects for our clients.

WHAT WILL YOU DO IN YOUR DAY-TO-DAY?

Design and implementDesign for Test (DFT)strategies for ASIC circuits and SoC systems.

Develop test anddiagnostic structures for integrated circuits, such as scan chains, MBIST or LBIST.

Participate intest pattern generation and validationactivities (ATPG).

Collaborate withdesign, verification and physical implementation teams.

Analyse coverage metrics and optimise test solutionsthroughout the development process.

Supportsilicon validation and manufacturing activities.

WHAT ARE WE LOOKING FOR?

Bachelor's or Master's degree inElectronic Engineering, Telecommunications Engineering, Industrial Engineering or a related field.

At least 3 years of experience inDFT (Design for Test) for ASICs or SoCs.

Knowledge ofscan insertion, ATPG, MBIST and/or LBIST.

Experience withEDA tools(Cadence, Synopsys).

Highly valued: experience in complete ASIC development cycles, silicon validation and bring-up, and knowledge of ARM, RISC-V and SoC architectures.

Projects with real technological impact.

Teams where sharing knowledge is part of the way we work.

Continuous professional development tailored to each profile and individual.

An environment where engineering and people move forward together.

If you are motivated by new technological challenges and want to be part of projects that make a difference, we would love to meet you.

Develop your career wheretechnology has a purpose.

At Grupo Oesía, we develop dual-use digital and industrial engineering projects across strategic sectors, strengthening key capabilities for Spain and Europe from our technology centres and alongside a team of more than 3,800 professionals across Spain, Brussels, Latin America and Asia.

Grupo Oesíais a Spanish multinational company dedicated to dual-use digital and industrial engineering, developing and implementing projects worldwide.

AtGrupo Oesíawe believe in diversity and equal opportunities as drivers of innovation, and in inclusion as the foundation for growth.

We foster an environment where everyone, without any distinction, can develop their talent and contribute to building a better future.





Cipherbit-Grupo Oesíais the first Spanish brand specifically dedicated tocybersecurityand the development ofsecure communication products (encryption), certified by the CCN and NATO.

This division of Grupo Oesía is focused on thenational and international environmentof Armed Forces, Public Administrations, and critical infrastructures, thereby reinforcingEurope's strategic autonomy in cyber defense.

With nearly 50 years of experience, we have developed products and services that already benefit millions of people across healthcare, security and defence, space, telecommunications, finance, logistics and the agri-food sector.

But what truly sets us apart are the

Our projects become technology that protects, connects and drives strategic sectors forward: our sectors.

AtGrupo Oesía, we work to ensure thatinnovationhas areal impact, and we are looking for people who want to be part of this challenge.

WHAT WILL YOUR MISSION BE?

You will be part of amultidisciplinary teamwhere you will design, develop and integrate technological solutions that become part of high-value projects for our clients.

WHAT WILL YOU DO IN YOUR DAY-TO-DAY?

Design and implementDesign for Test (DFT)strategies for ASIC circuits and SoC systems.

Develop test anddiagnostic structures for integrated circuits, such as scan chains, MBIST or LBIST.

Participate intest pattern generation and validationactivities (ATPG).

Collaborate withdesign, verification and physical implementation teams.

Analyse coverage metrics and optimise test solutionsthroughout the development process.

Supportsilicon validation and manufacturing activities.

WHAT ARE WE LOOKING FOR?

Bachelor's or Master's degree inElectronic Engineering, Telecommunications Engineering, Industrial Engineering or a related field.

At least 3 years of experience inDFT (Design for Test) for ASICs or SoCs.

Knowledge ofscan insertion, ATPG, MBIST and/or LBIST.

Experience withEDA tools(Cadence, Synopsys).

Highly valued: experience in complete ASIC development cycles, silicon validation and bring-up, and knowledge of ARM, RISC-V and SoC architectures.

Projects with real technological impact.

Teams where sharing knowledge is part of the way we work.





Continuous professional development tailored to each profile and individual.

An environment where engineering and people move forward together.

WHAT WILL YOU FIND AT GRUPO OESÍA?

Projects with real technological impact.

Teams where sharing knowledge is part of the way we work.

Continuous professional development tailored to each profile and individual.

An environment where engineering and people move forward together.

If you are motivated by new technological challenges and want to be part of projects that make a difference, we would love to meet you.

ABOUT GRUPO OESÍA

Develop your career wheretechnology has a purpose.

At Grupo Oesía, we develop dual-use digital and industrial engineering projects across strategic sectors, strengthening key capabilities for Spain and Europe from our technology centres and alongside a team of more than 3,800 professionals across Spain, Brussels, Latin America and Asia.

Grupo Oesíais a Spanish multinational company dedicated to dual-use digital and industrial engineering, developing and implementing projects worldwide.

AtGrupo Oesíawe believe in diversity and equal opportunities as drivers of innovation, and in inclusion as the foundation for growth.

We foster an environment where everyone, without any distinction, can develop their talent and contribute to building a better future.

Cipherbit-Grupo Oesíais the first Spanish brand specifically dedicated tocybersecurityand the development ofsecure communication products (encryption), certified by the CCN and NATO.

This division of Grupo Oesía is focused on thenational and international environmentof Armed Forces, Public Administrations, and critical infrastructures, thereby reinforcingEurope's strategic autonomy in cyber defense.

With nearly 50 years of experience, we have developed products and services that already benefit millions of people across healthcare, security and defence, space, telecommunications, finance, logistics and the agri-food sector.

But what truly sets us apart are thepeoplewho make each of theseprojectspossible.

We want you toreach your full potential.

That is why we build professional environments based on equal opportunities, inclusion and recognition of each person's talent.

We foster an environment where talent can learn, collaborate and continue to grow, contributing new ideas and developing its full potential.Because innovation happens when different perspectives work towards a shared purpose.

If you are looking for a place to develop your career, take on new challenges and be part of projects with impact, we would love to meet you.

📌 Dft Asic / Soc Engineer | Design For Test (Rivas-Vaciamadrid)
🏢 Oesía Group
📍 Rivas-Vaciamadrid

Postulate a este anuncio

Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: dft asic / soc engineer | design for test (rivas-vaciamadrid) / rivas-vaciamadrid

Suscribete a esta alerta:

Recibe por email las nuevas ofertas de trabajo para: dft asic / soc engineer | design for test (rivas-vaciamadrid) / rivas-vaciamadrid