03 nov
|
Beagle
|
Barcelona
Beagle is seeking an experienced Lead Design Verification Engineer to own the verification of high?speed interfaces in cutting?edge AI SoC designs.
You will architect SystemVerilog/UVM environments, drive coverage plans, and lead a team toward sign-off.Required are 10+ years in ASIC/SoC verification, deep PCIe/UCIe and AMBA protocol knowledge, and hands?on ability with SystemVerilog/UVM.
Strong leadership and collaboration across RTL, firmware and architecture are essential.
📌 Verification Architect For Ai Soc & High-Speed Interfaces (Barcelona)
🏢 Beagle
📍 Barcelona