02 nov
|
Max Linear
|
Burjasot
02 nov
Max Linear
Burjasot
MaxLinear in Valencia, Spain, is seeking a Principal RFIC Design Engineer to lead RF/analog/mixed-signal IC development. You will own blocks from specification through tapeout, drive architecture decisions, and influence design methodology. Strong leadership and hands-on circuit experience are essential. The role requires 10+ years in RFIC or analog/mixed-signal IC design, plus experience with Cadence Virtuoso/Spectre and high-volume CMOS products for wireless or data communications. #J-18808-Ljbffr
📌 Principal Rfic Design Engineer (Burjasot)
🏢 Max Linear
📍 Burjasot