Aion Silicon Ltd seeks a seasoned Principal Engineer for SoC Physical Design to lead complex ASIC/SoC implementations from architecture to tape-out. You will drive full-chip physical design, floorplanning, power/clock planning, PMU strategies, and signoff, collaborating across Architecture, RTL, Verification, DFT, STA, Packaging, and Silicon Validation teams.
Adecuado candidates bring 15+ years of ASIC/SoC PD experience, a proven tape-out record, and deep expertise in 22nm and below nodes,
J-18808-Ljbffr