17 oct
|
Semidynamics
|
Distrito del Ensanche
17 oct
Semidynamics
Distrito del Ensanche
Semidynamics is seeking a Senior Memory Design Engineer to design and develop memory subsystem solutions for our semiconductor portfolio. You will work within the Memory Design Team and closely with other teams to create efficient, high-performance memory subsystems that power modern designs. The role requires +8 years industrial experience, knowledge of DDR/HBM, AXI protocol, and RTL design in Verilog/VHDL, with a focus on timing and basic block-level testing. #J-18808-Ljbffr
📌 Senior Memory Design Engineer (Ddr/Hbm) – Hybrid (Distrito del Ensanche)
🏢 Semidynamics
📍 Distrito del Ensanche