Seynamics in Barcelona, Spain seeks a Design Verification Engineer to support gate-level simulations and hardware emulation for AI chip verification teams. You will validate post-synthesis netlists, debug timing and reset issues, and enable large-scale emulation of SoCs prior to tapeout. This hands-on role requires close collaboration with RTL, DFT, physical design, and firmware teams. Senior position with emphasis on GLS and emulation, testbench development, and regression management. #J-18808-Ljbffr
📌 Senior GLS (Cataluña)
🏢 Semidynamics
📍 Cataluña
Postulate a este anuncio
Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.