Seynamics in Barcelona, Spain seeks a Design Verification Engineer to support gate-level simulations and hardware emulation for AI chip verification teams.
¿Quiere enviar su solicitud? Lea toda la información sobre este puesto a continuación y luego pulse el botón de solicitar.
You will validate post-synthesis netlists, debug timing and reset issues, and enable large-scale emulation of So Cs prior to tapeout.
This hands-on role requires close collaboration with RTL, DFT, physical design, and firmware teams. xugodme
Senior position with emphasis on GLS and emulation, testbench development, and regression management.