Seynamics in Barcelona, Spain seeks a Design Verification Engineer to support gate-level simulations and hardware emulation for AI chip verification teams.
¿Tiene las cualificaciones y habilidades adecuadas para este trabajo? Descúbralo a continuación y pulse en "solicitar" para ser considerado.
You will validate post-synthesis netlists, debug timing and reset issues, and enable large-scale emulation of SoCs prior to tapeout.
This hands-on role requires close collaboration with RTL, DFT, physical design, and firmware teams. xhfqzwm
Senior position with emphasis on GLS and emulation, testbench development, and regression management.