27 sep
|
Semidynamics
|
Lérida
27 sep
Semidynamics
Lérida
Semidynamics is seeking a seasoned Low Power Verification Lead to ensure UPF integrity across RTL, synthesis, and physical design for hierarchical blocks. You will own VCLP sign-off and drive convergence of low-power intent throughout the design flow. xghoner
Compruebe que cumple con los requisitos de habilidades para este puesto, así como con la experiencia asociada, y luego envíe su CV a continuación.
Collaborating with RTL, Synthesis, DFT and PD teams, you will develop automation, debug VCLP issues, and strengthen methodologies to deliver robust, scalable VCLP sign-off across projects.
#J-18808-Ljbffr
📌 Low-Power Verification Lead: VCLP & UPF Convergence (Lérida)
🏢 Semidynamics
📍 Lérida