Analog Devices, Inc. is seeking a Senior Physical Design Engineer to own end-to-end physical implementation and signoff of digital blocks and SoCs in Valencia. You will collaborate with a distributed engineering team to deliver high-quality RTL-to-GDSII results and drive design closure. You should have hands-on experience with Cadence or Synopsys flows, and a strong background in timing, DRC/LVS, and floorplanning. Excellent communication and ownership are required.
#J-18808-Ljbffr
📌 Senior Physical Design Engineer: RTL-to-GDSII & Timing (Madrid)
🏢 Analog Devices
📍 Madrid
Postulate a este anuncio
Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.