24 sep
|
FLIR Systems
|
Sevilla
24 sep
FLIR Systems
Sevilla
Teledyne Sevilla seeks an experienced engineer to contribute to the development of high-performance analog and mixed-signal systems. You will define architectures, specifications, models, and perform transistor-level design and simulations using HDL/Verilog and layout.
You will also develop test platforms and run block- and chip-level verifications. The role requires extensive analog IC design experience, DSP knowledge, and Cadence tool proficiency, with a hybrid work arrangement and strong
#J-18808-Ljbffr
📌 Senior Analog & Mixed-Signal IC Design Engineer (Sevilla)
🏢 FLIR Systems
📍 Sevilla