The TMRW Foundation SILICON in Barcelona, Spain, seeks a mid-senior Digital IC Designer to drive RTL design, verification, and implementation for cutting-edge IC projects. You will employ Cadence tools to meet performance, power, and area targets across complex digital blocks. xhfqzwm
Si está considerando enviar una solicitud, asegúrese de pulsar el botón de solicitar de abajo después de leer la descripción completa.
Responsibilities include RTL coding in Verilog/VHDL, functional verification, and timing sign-off using Tempus, Genus, Innovus and NCLaunch/Incisive.
#J-18808-Ljbffr
📌 Digital Ic Designer: Rtl, Cadence Expert, Timing (Madrid)
🏢 TMRW
📍 Madrid