21 ago
|
Vivid Resourcing
|
Barcelona
21 ago
Vivid Resourcing
Barcelona
Vivid Resourcing seeks a senior freelance FPGA Development Engineer in Barcelona to design and implement SystemVerilog FPGA functionality for synchronization and instrumentation platforms.
Puede obtener más detalles sobre la naturaleza de esta vacante y lo que se espera de los solicitantes leyendo la información a continuación.
This hands‑on role focuses on multi‑FPGA systems rather than ASIC design, working with a integral R&D; team.
The right candidate has deep FPGA experience, strong Verilog/SystemVerilog design skills, and a solid grasp of CDC, timing, and verification. xhfqzwm
#J-18808-Ljbffr
Hay opciones de teletrabajo/trabajo desde casa disponibles para este puesto.
📌 Senior Fpga Engineer (Systemverilog) – Barcelona Hybrid
🏢 Vivid Resourcing
📍 Barcelona