18 ago
|
TechTeamz
|
Valencia
18 ago
TechTeamz
Valencia
TechTeamz in Valencia, Spain, seeks a Digital Design Verification Engineer to verify complex mixed-signal ICs and advanced SoCs, collaborating with multidisciplinary teams from concept to tape-out.
You'll apply SystemVerilog and UVM testbenches, develop verification plans, achieve coverage goals, and run constrained-random verification using Python/Perl/TCL with standard EDA tools, while communicating in English.
#J-18808-Ljbffr
📌 SoC Verification Engineer — SystemVerilog & UVM Expert (Valencia)
🏢 TechTeamz
📍 Valencia