ARQUIMEA is seeking an experienced engineer to lead backend ASIC/FPGA design efforts on-site in Madrid. You will own backend flows, perform timing analysis, and drive sign-off activities while coordinating with frontend RTL teams and analog designers.The role emphasizes deep knowledge of digital implementation, clocking strategies, and power integrity in a demanding, collaborative environment in Madrid.
📌 Senior ASIC/FPGA Backend Engineer (Madrid)
🏢 Arquimea
📍 Madrid
Postulate a este anuncio
Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.