04 ago
|
Aistech Space
|
Barcelona
04 ago
Aistech Space
Barcelona
pAistech Space in Barcelona seeks an expert FPGA Design Engineer to lead next‑gen image acquisition payloads. You’ll architect the digital brain, transforming raw high‑speed sensor data into actionable insights using VHDL and hardware acceleration. /ppYou will manage data flow from FPGA pins to AI engines, integrate DMA streams, and ensure timing closure. Join a cross‑functional, agile team and contribute to documentation and blogs. /p #J-18808-Ljbffr
📌 FPGA Design Engineer — AI-Powered Space Payloads (Barcelona)
🏢 Aistech Space
📍 Barcelona