A leading technology firm based in Barcelona is seeking an experienced DFT Engineer to lead chip-level Design for Test execution. The idóneo candidate will drive DFT delivery from architecture definition through pattern generation and silicon bring-up, ensuring high-quality implementation and effective debug. With 10+ years of experience and expertise in DFT tools, this role calls for strong project management skills and the ability to innovate.
This position is part of a global team with flexible location options.
📌 Senior DFT Architect & Lead - Chip Test Strategy (Madrid)
🏢 Aion Silicon
📍 Madrid
Postulate a este anuncio
Muestra tus habilidades a la empresa, rellenar el formulario y deja un toque personal en la carta, ayudará el reclutador en la elección del candidato.